A 6% efficient MIS particulate silicon solar cell by Vechten, James A. Van
AN ABSTRACT OF THE THESIS OF
Michael Greer for the degree of Master of Science in Physics presentedon March 9
1998. Title: A 6% Efficient MIS Particulate Silicon Solar Cell.
Abstract approved:
James A. Van Vechten
Solar cells that are based on an intimate metal-semiconductor (Schottky) contact
generally produce lower efficiencies than p-n junction solar cells. However, ifa thin
insulating layer (< 30 A) is introduced between the metal and the semiconductor then the
dominant current transport mechanism of thermionic emission is suppressed, anda large
minority carrier tunneling current may flow between the metal and the semiconductor.
The metal-insulator-semiconductor (MIS) structure can produce solar cells with higher
efficiencies than traditional p-n junction solar cells.
This thesis presents the theory, the fabrication techniques, and the experimental
results for a minority carrier MIS structure as applied to a solar cell design that seeksto
reduce cost by utilizing particulate silicon grains. The MIS contact investigated is
aluminum/Si07/p-Si , where the p-Si is in the form of single crystal grains with diameters
of 425-800 pm. The solar cell performance as a function of the insulator thickness and
the semiconductor resistivity is compared to theory. Also, the performance of the
particulate silicon solar cell is compared to a similarly processed MIS structure that is
created on a polished silicon wafer. The best particulate solar cell yields 6% efficiency
whereas the best wafer solar cell gives 10%.
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L Introduction 
A. Motivation for Particulate Solar Cell Research 
A maturing star feeds on successive elements of the periodic table. As the supply 
of a given "food" element becomes scarce, and hence energetically unfavorable, the star 
turns to the next element in the progression. The human consumption of fuels is 
following a similar pattern by cycling through the fuel varieties, wood, coal, natural gas, 
oil, etc., turning to the next in the sequence as the previous becomes unprofitable. Only 
120 years ago the principal energy source in the United States was hay and wood [1]. 
The exhaustion of fossil fuels appears to be transpiring in a very short time when 
compared to all of human history [1]. As Fig. 1 illustrates, the expected ephemeral 
nature of fossil fuel availability dictates that efforts be made to develop renewable energy 
resources such as wind, hydroelectric, geothermal, nuclear fusion, fuel from wastes, 
biomass, and photovoltaic. 
TIME (YEARS ) 
Fig. 1 Postulated world consumption of fossil fuel. (from Fahrenbruch and Bube [1]) 2 
Solar energy is the "engine" which has driven the production ofmost energy 
sources utilized by man throughout human history. Sunlight is converted to biomass 
which over time is converted to oil, peat, natural gas, and coal. In this sense our 
standard energy sources are already solar energy sources. However, from purely 
energetic considerations, these standard energy sources yield low overall conversion 
efficiencies of sunlight to electricity for the end user when compared to a common 
photovoltaic cell which is 15% efficient. Photovoltaics are also attractive because: they 
produce energy immediately, they are virtually pollution and maintenance free, and they 
are unlikely to be exhausted like fossil fuels. Photovoltaics have their limitations too: 
they require large array areas to produce substantial power, they are not suitable for all 
locations, the low voltage direct current collected from photovoltaic cells must be 
converted to high voltage AC to connect to the power grid, and foremost, photovoltaics 
are expensive. 
The high cost of single crystal semiconductor material from which photovoltaics 
are traditionally fabricated has kept the price of photovoltaics high. The goal of this 
research is to produce a low cost silicon solar cell with an efficiency greater than 5% by 
using waste electronic grade silicon. 
B. The Particulate Silicon Solar Cell Patent 
The particulate silicon solar cell (PSSC) construction is based on patent number 
5, 415, 700 authored by John Arthur, Robert Graupner, Tyrus Monson, James Van 
Vechten, and Ernest Wolff. As shown in Fig. 2, the patent cell consists of a metal 
substrate embedded with particulate silicon grains. A dielectric material is present 
between the grains to both stabilize the grains and to prevent a short circuit from 
occuring between the metal substrate and the transparent conducting top layer. The 
transparent conductor forms a Schottky contact with the silicon particles and acts as a 
topside conductive window. The transparent conductor is an oxide semiconductor (i.e., 
indium-tin-oxide or zinc-oxide) which can be made highly degenerate and may reach 3 
resistivity values as low as 2x1e S2-cm. This high electrical conductivity facilitates 
effective lateral current collection in the top layer resulting in less need for intricate metal 
front contacts often found on p-n junction cells. 
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Fig. 2 Solar cell illustration excerpted from US Patent 5, 415, 700 (May 16, 1995). 
The design is motivated by the need for inexpensive solar cells and the large 
amount of waste electronic grade silicon grains available to produce them. Annually, 
silicon wafer manufacturers generate 10,000 tons of waste silicon particulates as a 
product of slicing silicon boules to produce wafers. These waste grains vary in doping, 
resistivity, and grain size. Because they are single crystal, or very nearly so, they should 
produce a PSSC with an efficiency (based on the active cell area) which is close to that 
of an analogous wafer cell 4 
IL Principles of Particulate Silicon Solar Cell Operation 
A. The Intimate Metal-Semiconductor Contact (Schottky Contact) 
The structure in Fig. 2 is engineered so that the photovoltaic effect occurs at the 
interface between the silicon grains and so that the interface between the silicon grains 
and the metal substrate is essentially an ohmic contact with low resistance. The interface 
between the silicon grains and the transparent conductor is therefore a specific type of 
metal-semiconductor contact, and an understanding of the nature of this contact is 
important because it strongly determines the performance ofthe device. 
As a metal and a semiconductor are brought together to form an atomically sharp 
junction in the absence of light and applied voltage, charge transfer will occur until the 
Fermi levels align at thermal equilibrium. The energy band diagrams for this process are 
shown in Fig. 3 for a p-type semiconductor. In this case, positive charge (i.e. holes) will 
transfer from the semiconductor to the metal and negative charge (i.e. electrons) will 
transfer from the metal to the semiconductor, thereby raising the electron energies in the 
bulk of the semiconductor and lowering those in the metal.  As shown in Fig. 3, this is 
equivalent to Ec and E, bending upwards such that EFm and ER are coincident at the 
system Fermi level, EF .  As the positive charge leaves the semiconductor it deposits 
itself in a thin region (-10 A) on the metal surface leaving behind fixed, uncompensated 
dopant ions in the semiconductor. The thickness of the region containing these 
negatively charged ionized is called the depletion region, W, and the metal-
semiconductor contact is physically similar to a n+ p junction. 
In Fig. 3 the energy difference between the vacuum level and the Fermi level is 
called the work function. It is denoted as q0, (0m in volts) for the metal and for the 
semiconductor is given by q05.=q(2,+17,7), where a is the electron affinity measured 
from the bottom of the conduction band Eo to the vacuum level, and qVn is the energy 
difference between Ec and EF .  The potential barrier, (05  0j= Vo, which retards hole 5 
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Fig. 3 Zero bias energy band diagram for a metal-p-type semiconductor contact with 
Om < Os .  (adapted from Streetman [2]) 
diffusion from the semiconductor to the metal is called the contact potential. For an 
ideal contact between a metal and a p-type semiconductor the potential barrier height, 
q0B = Eg q(0, x), represents the barrier that holes must surmount in going from the 
metal to the semiconductor. 
Figure 3 illustrates the case where the metal-p-type semiconductor work 
function relationship is Om < Os , which yields a rectifying contact. The effects on the 
band structure of voltage biasing a p-type Schottky barrier with no illumination are 
shown in Fig. 4. A forward bias is achieved by applying a positive voltage to the 
semiconductor with respect to the metal. This applied voltage, Va , counteracts the 
contact potential shown in Fig. 3b, unbends the energy bands E, and Ev, and allows 6 
holes to diffuse more readily across the depletion region to the metal. In reverse bias, 
the applied voltage enhances the band bending and therefore also the barrier to the 
diffusion of holes from the semiconductor to the metal. However, note that the Schottky 
barrier height q0B for an ideal contact does not change with the applied bias, therefore, 
the probability that a hole in the metal may surmount qB is independent of the applied 
voltage. As a result, the reverse saturation current, due to holes in the metal 
surmounting the barrier into the semiconductor, is also independent of applied voltage. 
The net result of these considerations is that the Schottky contact leads to a rectifying 
contact exhibiting strong current flow with forward bias and weak current flow with 
reverse bias. 
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Fig. 4 Voltage bias applied to a p-type Schottky contact. No illumination. (adapted 
from Streetman [2]) 7 
It should be noted that the Schottky barrier diode operates by injecting majority 
carriers from the semiconductor to the metal for both n andp type semiconductor cases. 
While Schottky contacts formed with p-type and n-type semiconductor are analogous to 
n+ p and p+ n junctions, respectively, the current transport mechanisms by which 
carriers traverse the junction are quite different for the two devices. 
In a p-type Schottky contact, holes in the semiconductor are transported from the 
semiconductor bulk to the metal-semiconductor interface where they may be emitted 
over the barrier into the metal. While moving through the interior of the semiconductor 
and the depletion region, the holes are governed by the physics of diffusion and drift. 
When the holes arrive at the metal-semiconductor interface their movement is governed 
by the rate at which they are emitted across the interface. The total current is 
determined by which process most strongly impedes the movement of holes, and two 
theories for the current flow have therefore developed. Bethe's theory of thermionic­
emission [3] claims that the bottleneck lies with the transfer of carriers across the metal-
semiconductor interface while the diffusion theory of Schottky [4] claims that diffusion 
in the semiconductor bulk is more important. Diffusion theory assumes that the quasi-
Fermi level for the majority carrier is not constant throughout the depletion region (Fig. 
4a) and this differs strikingly from the situation in a biased p-n junction. Additionally, 
the diffusion theory yields an expression for the current-voltage relationship which is not 
of the form for an ideal rectifier because the reverse bias current does not saturate. 
Perhaps this is why thermionic emission is traditionally considered the dominant mode of 
current transport in an ideal Schottky contact. Of course, the true current transport is 
determined by a combination both mechanisms and a more complicated theory from 
Crowell and Sze [5] considers both the thermionic emission theory and the diffusion 
theory simultaneously. 
In the thermionic emission theory, the drift and diffusion mechanisms are 
assumed to be negligible, and this assumption is illustrated in Fig. 4a, where the quasi-
Fermi level for holes, EFp, is flat throughout the semiconductor. The electron and hole 
densities at the semiconductor surface are governed by, 8 
ns = N cexpkEF. Ejl kT) 
(1) ps = N exp((E  EFP )/ kT) 
where Nc and Nv are the effective density of states in the conduction band and valence 
band, respectively. Inspection of Fig. 4 shows that the majority carrier concentration, ps 
in Eqn. (1), can be rewritten, 
ps = N, exp( q(0,3 V s)I kT)  .  (2) 
Assuming that the semiconductor has spherical constant-energy surfaces, the holes will 
have an isotropic Maxwellian velocity distribution, and kinetic theory implies that the 
number of particles incident on the insulator is p$ i/14 , where V is the average thermal 
velocity of holes in the semiconductor. The current density resulting from holes 
travelling from the semiconductor to the metal may be written immediately [6], 
J.= fqVps = f4 N exp( q(B V s)I kT)  ,  (3) 
wherefis the fraction of the holes that can tunnel from the semiconductor to the metal. 
Holes may also tunnel from the metal into the semiconductor with the same probability/ 
However, this flow of holes is independent of bias because the barrier height remains 
unchanged for an ideal Schottky contact, 
J =-AvN, exp( q0B I kT)  .  (4) a'  4 
The net current is then given by, 
J = J. Jrns  (5) 9 
= 
fq17  exp(- OB  kT)-[expr°)
4  kT  11. 
where v = (8kT I am* )112 for a Maxwellian distribution of velocities and m is the 
transport effective mass for holes in the semiconductor. Equation (5) shows that at zero 
bias the net current given by J. - J., is indeed zero. 
An implicit assumption in thennionic-emission theory is that fmay be taken as 
unity which means that no holes traveling toward the metal-semiconductor interface are 
reflected. Although this seems like an extreme assumption, Monte Carlo calculations 
that assume an isotropic Maxwellian velocity distribution at the depletion region edge 
yield a current density very close to that predicted by using f = 1 in Eqn. (5) [7]. 
Therefore, with f = 1 and Nv = 2(27rm* qkT I h2 Y/2 Eqn. (5) becomes, 
J = A* T2 exp( q0B I kT). [exp(qV / kT).- 1]  ,  (6) 
where A* = 471777 qk 2  h3 .  Equation (6) is the current-voltage relationship according 
the thermionic emission theory. Although this derivation seems simplistic, Bethe's 
original derivation is founded on largely intuitive reasoning. Amore mathematical 
version the thermionic-emission derivation may be found in Sze [8]. 
The current-voltage expression derived from the thermionic- emission theory 
assumes that the barrier height for p-type semiconductor is given by 
= E  q(Om  z) and, hence, is independent of bias. However, for practical 
Schottky contacts this is not the case due to image force lowering and nonidealities such 
as the presence of an interfacial layer. Experimental results for covalent semiconductors 
like silicon clearly show that the Schottky barrier height is much less sensitiveto b mthan 
the equation for the Schottky barrier height would imply. Bardeen has suggested that 
this is due to interface states that are present between the metal and the semiconductor. 
These interface states are specified by a neutrality level, 00, which is measured from the 
top of the valence band and usually falls in the semiconductor energy gap near EF .  If the 10 
neutrality level is above EF at zero bias then the surface states contain a net positive 
charge. Experimentally it is found that OB r---, Eg 950 and that for silicon, GaAs, and 
GaP, 00 ,',' 1 / 3E8  .  Therefore, in practical devices 0 B is often "pinned" at  2/3 Eg by a 
high density of surface states. 
The image force lowering is due to the force between an electron in the 
semiconductor and the positive charge induced in the metal. When an external electric 
field, E, is applied, this attractive force causes the total potential energy of the electron 
to be lowered by an amount AO = liqE I 47res  , called the image force lowering, where es 
is the semiconductor static permittivity. The effect of the image force lowering is that 
the Schottky barrier height is lowered to an effective barrier height of AOe = OB  AO ­
Notice that AO, varies with bias because A0 depends on the applied electric field and 
hence the applied voltage bias (see [8] pp. 250) 
To calculate the effect of image force lowering on the current-voltage 
characteristics, assume that ao / ay. is constant so that the effective barrier height 
becomes, 
O. = 40  (A0b. )0 + fiv,  (7) 
where 00 is the zero bias barrier height and (A0bi )0 is the image force lowering at zero 
bias. Substituting Oe for OB in the thermionic current-voltage expression (Eqn.6) gives 
[6], 
J = A* T2exa 41,0  (6,0bi )0 + fiV)/kT]. [exp(qV /kT) 1]  (8) 
= Jo exP( 13qV I kT)- [exp(qV I kT)--1], 
where 
Jo = A* T2expk q(0b0  (0bi )0)/ kTi.  (9) 11 
And by defining a new quantity, n, called the ideality factor, 
1=1 /3 =1  ale  (10) n  av ' 
Eqn. (8) can be rewritten as, 
J= J0 exp(qV I nkT).[1- exp( qV I  (11) 
The ideality factor is a measure of the variation of the effective barrier height with bias. 
If ao av is constant with bias then n is constant. In the ideal case that ao ay is zero 
then n = 1. For an applied bias greater than 3kT/q, Eqn. (11) reduces to, 
J = Joexp(qV/ nkT).  (12) 
The generation rate of electron hole pairs in the semiconductor of a Schottky 
barrier solar cell may be deduced with some simple considerations beginning with the 
absorption of light in the semiconductor. Consider a beam of broadband light with 
intensity /,9('%) (photons/cm2-s unit bandwidth) incident on a thick semiconductor. A 
photon of a given wavelength which has travelled without absorption a distance x into 
the semiconductor has no memory of the distance it has actually travelled. Subsequently, 
the probability that the photon will be absorbed in any dx is constant. Therefore, the 
decrease in the light intensity with x,  x) / dx, is proportional to the intensity 
remaining at x [2]. This yields, 
'  = a I O., x)  I (1., 30= I (1 R)exp ( a x),  (13) dr -----
12 
where the proportionality constant, a , is the absorption coefficient and R is the 
reflection coefficient. As shown in Fig. 5, the absorption coefficient, a(2), describes the 
magnitude of photon absorption at a given wavelength for a given material. The term 
(1- R) in Eqn. (13) expresses that some fraction of the incident intensity /00) is 
reflected away from the semiconductor surface. 
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Fig. 5 Absorption coefficient for silicon, GaAs, and germanium. (from Sze [8]) 
Assuming that a large fraction of the absorbed photons generate electron-hole 
pairs, which is true for the semiconductors germanium and silicon, then the change in the 
photon intensity,  d I (A, x)I dx , is the electron-hole pair generation rate, G(2, x). That 
is, the number of photons absorbed from the beginning to the end of a small interval dr 
is equal to the number of electron-hole pairs created. Or mathematically, 
G  1/1:'  = a (.1.)I (2,  = cr(1.)1 0(1 R)exp ( ax).  (14) 13 
For Eqns. (13) and (14) to be valid for a Schottky contact, the (1- R) reflection term 
should be replaced by T(1), the transmission coefficient of the Schottky contact metal. 
Figure 6 gives a plot of G(A, x) which has been computed from Eqn. (14), and this 
illustrates two important points. First, since G(.2, x) is closely related to 1 ( , x), it is 
clear that the light spectrum found at some distance within a semiconductor (for instance 
at the depletion region in a p-n junction) can differ substantially from the spectrum at the 
surface. Second, the higher energy photons are absorbed near the semiconductor 
surface. 
G (X,x)
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Fig. 6 Electron-hole pair generation rate versus distance from the semiconductor 
(silicon) computed from Eqn (14). The curve for 2 = 689 nm corresponds to hv= 1.8 
eV and a= 10-'-5/cm. The curve for A = 540 nm corresponds to hv= 2.3 eV and a= 
1039/cm. For both wavelengths: T =.80 and /0= 1 mW/cm2  . 
If the Schottky contact metal is thin enough to readily pass light (T(2) large), 
then under illumination electron-hole pairs will be created which can be acted on by the 
electric field in the depletion region to generate a photocurrent. Figure 7 illustrates the 
three photocurrent components for a p-type Schottky barrier solar cell under 14 
illumination. Most long-wavelength light is absorbed in the bulk neutral region (process 
3 in Fig. 7) producing electron-hole pairs. Only those electrons that are created within a 
diffusion length of the depletion region can diffuse to the junction and be collected.  This 
is just as in a p-n junction solar cell. In fact, the expression for the photocurrent per unit 
bandwidth due to electron-hole pair production in the neutral region is similar to that for 
a p-n junction except that (1- R) is replaced by T(2), 
J n(2). qT (2)l  1(aL. +0]exp  a x),  (15) 
where L is the diffusion length for electrons [8]. Electron-hole pairs are also created by 
short-wavelength light being absorbed in the depletion region (process 2 in Fig. 7). 
These electron-hole pairs are quickly separated by the high electric field in the depletion 
region, and therefore, they yield a higher collection efficiency than for the electron-hole 
METAL 
Fig. 7 Photocurrent mechanisms in a Schottky-barrier solar cell. (from Sze [8]) 
pairs created in the bulk. The depletion region contribution to the photocurrent per unit 
bandwidth is equal to the number of photons absorbed per unit bandwidth in the 
depletion region, or, 15 
x=W 
(A) =  (.1.) I (1.)[1  exp( a W)]= q JG(,x)ax.  (16) 
x=0 
Additionally, holes may be excited over the barrier (process 1 in Fig. 7) by incident 
photons with energy hv> q0  B .  This process contributes less than 1% to the total 
photocurrent and will henceforth be ignored. 
Notice that the total photocurrent, which is the sum of Eqn. (15) and (16), is due 
to light-generated minority carriers traversing the depletion region just as in ap-n 
junction. Experimentally the photocurrent for the Schottky contact may be increased by 
increasing the transmission coefficient AA) and/or the diffusion length L. In 
combination with an antireflection coating, rather high light transmission is attainable in 
practice for thin metal films; 90-95% transmission for 10-100 A of gold and 85% 
transmission for 100 A of aluminum [8],[91 The current-voltage characteristics for an 
illuminated Schottky diode are given by adding the total photogenerated current, Jp, to 
the thermionic- emission dark current of Eqn. (11), 
J = J oexp(qV I nkT).[1- exp( qV I  Jp  .  (17) 
Because the high electric field in the depletion region quickly separates the 
electron-hole pairs created there, the maximum photocurrent can be achieved by 
situating the depletion region in conjunction with the highest concentration of optically 
excited electron-hole pairs. As Eqn. (14) indicates, the highest light-generated electron-
hole pair concentration occurs at the semiconductor surface (x = 0) for all wavelengths. 
For a standard p-n junction solar cell the depletion region begins at approximately 4000­
5000 A from the semiconductor surface, whereas, for a Schottky barrier solar cell it 
begins at the semiconductor surface. While this benefits the spectral response of the 
Schottky barrier solar cell, the spectral response is also lowered for each photon energy 
due to the Schottky contact metal reflecting and absorbing light. Figure 8 illustrates the 16 
computed ideal silicon p-n junction solar cell spectral response, which is defined here as 
the total photocurrent at a given wavelength divided by q 1 (.1.) 
Usually, a practical p-n junction solar cell will have a spectral response 
corresponding to a surface recombination velocity of Sp> 104 in Fig. 8. In contrast, a 
practical Schottky barrier solar cell will exhibit a response suggesting a smaller Sp and 
therefore a better short wavelength response. The larger surface recombination in the 
p-n junction device is due in part to the crystal damage induced in the semiconductor 
during the ion implantation or high temperature diffusion necessary to produce the p-n 
junction. 
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Fig. 8 Computed internal spectral response of a silicon p-n junction with different 
surface recombination velocities, Sp .  (from Sze [8]) 
B. The Minority Carrier Metal-Insulator-Semiconductor Tunnel Diode 
In practice, an atomically abrupt junction between a metal and a semiconductor 
like that in an ideal Schottky contact is seldom achieved. Ultra high vacuum techniques 17 
are necessary to produce an intimate metal-semiconductor contact on silicon because a 
10 A SiO 2  interfacial layer will develope on silicon almost immediatelyupon cleaving in 
air. Under atmospheric conditions this natural oxide will grow to 201 in about 1 week.
 
The insulator thickness in a metal-insulator-semiconductor (MIS) contact
 
determines whether the contact will operate as a Schottky contact, an MIS capacitor, or
 
an MIS tunnel diode. If the insulator is less than 10 A , carriers can tunnel through the 
layer easily, and the result is a Schottky contact. For a thick insulating layer (> 50 A ) the 
tunneling probability is extremely low, no current may be passed, and the structure 
represents a conventional MIS capacitor. For intermediate insulator thicknesses (10­
501) a third device called an MIS tunnel diode will result. The MIS tunnel diode is 
routinely called a Schottky barrier diode although an MIS tunnel diode operates by 
different current transport mechanisms than the Schottky barrier diode. 
The dominant dark current in an MIS tunnel diode solar cell may be due to the 
movement of semiconductor minority or majority carriers across the insulator. MIS 
solar cells are therefore generally classified as either "majority carrier" or "minority 
carrier" devices. For both devices the photocurrent is due to minority carriers just as in 
Schottky and p-n junction diodes. Theoretical and experimental results [10],[11] 
indicate that, in general, the minority carrier devices yield higher efficiency solar cells. 
Additionally, several investigators have concluded [10], [12] that the Al/Si02/p-Si 
structure is an archetype minority carrier device. Because the PSSC consists of this 
basic structure and possesses an Si02 layer in the range 10-50 A, it should operate as a 
minority carrier MIS tunnel diode. The following discussion will be limited to the 
minority carrier MIS case. 
In Fig. 9, the energy band diagram for the minority carrier MIS structure is 
shown along with the possible current mechanisms that may exist: Jth (thermionic 
emission), J, (charge exchange between the metal and semiconductor band edges via 
surface states), Jr8 (depletion layer recombination-generation), Jot (oxide trap tunneling 
current), J( and J, (tunneling currents). It is expected that in the forward bias regime 18 
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Fig. 9 Possible charge transport mechanisms for a MIS tunnel diode under forward bias. 
(from Green et al. [10]) 
the two largest components of the total current would be 4 and the tunneling currents 
Jet and .1. However, experimental results [13] based on the temperature dependence 
of the current in minority carrier MIS devices indicates that the thermionic emission 
current is negligible. This can be explained in part by recalling that in a Schottky barrier 
diode q0B is pinned to  2/3 Es by the surface states occuring at the interface between 
the thin native oxide and the semiconductor. This pinning results in Jth values for 
traditional Si and GaAs Schottky barrier diodes that are too large for effective solar cell 
use, and it is therefore desirable to "free" 0 B and possibly lower 4 .  In the MIS 
structure an oxide can be intentionally grown that will passivate the semiconductor 
surface and therefore allow 0 B to be determined by the metal work function instead of 
pinning by the surface states. Assuming that Jai is therefore suppressed by the oxide 
layer and that Ji.g , Js  , and J., are negligible, a qualitative analysis of the tunnel currents 19 
(4,4, J, and J,) alone is sufficient to explain the experimental I-V characteristics 
of the minority carrier MIS tunnel diode. 
Figure 10 shows the energy band diagram for the Al/Si02/p-Si structure for 
which Om, = 3.2 eV. A low metal-to-insulator barrier height (Om, < 3.6 eV) leads to a 
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Fig. 10 Zero bias energy band diagram for the Al/Si02 /p-Si structure. Semiconductor 
surface is inverted at with Omi = 3.2 eV. (adapted from Green et al. [10]) 
minority carrier MIS device whereas a high metal-to-insulator (0< 3.8 eV) barrier 
height yields a majority carrier MIS device. The electron and hole densities at the 
surface of the p-type semiconductor may be expressed as, 
ns =nom exp(qy I kr) 
(18)
Ps =  exp(qvisIkT)' 20 
where ws is the potential at the surface,  n, and pp, are the equilibrium surface 
densities of electrons and holes, respectively. The potential  w is defined as zero in the 
semiconductor bulk and is measured with respect to the intrinsic level, El, which is the 
energy at which the Fermi level would lie in the semiconductor bulk if the semiconductor 
were undoped [8]. If ap-type MIS structure at thermal equilibrium has a low metal-to­
insulator barrier height (0., < 3.6 eV), then the surface of the semiconductor is inverted 
at zero bias. As Fig. 10 illustrates, inversion occurs in the semiconductor when the 
intrinsic energy level, El, bends below the intrinsic energy level at zero bias. This band 
bending is equivalent to a large positive surface potential,  and Eqn. (18) reveals that 
the electron concentration at the p-type semiconductor surface is enhanced. 
If the bias is increased from zero to a moderate forward bias (metal negative) the 
Fermi level in the metal will rise with respect to the Fermi level in the semiconductor 
causing the bands to bend upwards near the semiconductor surface.  According to Eqn. 
(18), as the forward bias increases, the semiconductor of Fig. 10 will go from inversion, 
through depletion of holes ( w/3> ws > 0), to accumulation of holes (v < 0 ). As the 
bands bend upwards toward accumulation,  iv becomes more negative, the electron 
concentration at the surface will decrease according to Eqn. (18), and Jt, will likewise 
decrease to a negligible level. However, when Efin nears the conduction band edge at 
the surface, .1,, will increase quickly because the occupied states in the metal are now 
higher in energy than a large number of unoccupied states in the semiconductor. 
Concurrently, as Efin rises, carriers in the valence band see fewer empty states in the 
metal into which they can tunnel, and  will become insignificant. Because holes are 
accumulating at the surface as the forward bias increases, Jvt will increase.  For low 0. 
values, .1,, is the dominant current over the entire forward bias range. 
Under reverse bias (metal positive), Ems,  moves below Eis in the bulk of the 
semiconductor resulting in a downward band bending that increases the inversion. As 
Eqn. (18) predicts, the electron concentration in the conduction band at the surface will 
increase with increasing reverse bias. As the occupation ofstates in the conduction band 21 
increases with reverse bias, increasingly few electrons in the metal willpossess energies 
greater than E. , that are necessary to tunnel into the conduction band, and .1c,  will 
decrease quickly. It is obvious, however, that J should increase very rapidly under 
these conditions. The magnitude of J will depend strongly on the zero bias condition 
of the insulator-semiconductor interface. 
The valence band tunnel currents under reverse bias are in general small except 
when the reverse bias is high enough to push Efm near or below the semiconductor 
valence band at the surface, Ev. .  At this point, electrons in the valence band now see a 
large number of empty states in the metal. Jtv  will increase slowly as the positive 
voltage on the metal lowers Efin to within kT of Evs, but Jt, will increase rapidly when 
E,. The magnitude of J, is determined by the number of these empty states in 
the metal and by the tunneling probability as a function of these states. For low Om 
values, .1,n is the dominant current over the entire reverse bias range. 
From the preceding observations it is clear that the dominant current for both 
reverse and moderate forward bias comes from minority carrier tunneling between the 
metal and the semiconductor conduction band for a p-type MIS contact with a low 0.. 
These large electronic tunnel currents can pass in both directions through the oxide layer 
because the inversion layer ensures that few majority carriers are present at the insulator-
semiconductor interface to communicate with the metal. 
Ng and Card have developed closed form expressions for the current-voltage 
relationship and the open circuit voltage for both the minority and majority carrier MIS 
solar cell [12]. Their results for the p-type minority carrier MIS dark current and open 
circuit voltage are given by (from the Appendix ), 
(19) 22 
,  kT 
v m  (20) q  qDnnpo) 
Equations (19) and (20) are valid under the assumption that space-charge recombination 
is negligible and that the oxide layer d is thin enough that tunneling does not limit the 
dark current. It is somewhat remarkable that these expressions are identical to those for 
a n+p junction solar cell. 
Operating as solar cells, MIS tunnel diodes have been consistently shown to 
produce open circuit voltages that are larger than similarly constructed Schottky barrier 
solar cells and equal to p-n junction solar cells. It is also generally accepted that the 
short circuit current density in an MIS solar cell is somewhat larger than that ina p-n 
junction. Perhaps this is because the MIS structure has no "dead layer" like that present 
in diffused p-n junction devices, and therefore the long minority carrier lifetime inherent 
to pure, single crystal semiconductor materials is preserved. Additionally, the MIS 
structure is very suitable for a cost effective "flow-through" fabrication process and is 
compatible with an arbitrary semiconductor including polycrystalline material. 23 
Ell Particulate Silicon Solar Cell Design and Construction 
A. Material Selection 
Under the original patent design (Fig. 2), the materials to be used are zinc as the 
substrate, zinc-oxide as the transparent conductor, Macro Defect Free Cement (MDFC) 
as the dielectric material, and n or p-type silicon crystals. MDFC adheres well to silicon, 
can be made transparent if the voids are less than 1 pm , and possesses a strength 
comparable to that of steel. Zinc-oxide was chosen over its most obvious competitor, 
indium-tin-oxide, because it yields equally transparent and conductive films at a much 
lower price, and zinc-oxide has been shown to produce a good Schottky contact with 
silicon [14]. 
In this research, the prime considerations in choosing the materials for the 
experimental PSSC are: cost, high temperature processing capability, long-term stability, 
and the available technology. Due to technical difficulties in producing the desired zinc-
oxide film and the Macro Defect Free Cement, substitutions were made for these original 
design materials. The final experimental particulate cell in this report utilizes 2 mm thick 
aluminum sheeting for the substrate, 100 A of thermally evaporated aluminum as the 
transparent conductor, Crystalbond 509 (polyethylene phthalate) as the dielectric, and 
comminuted p-type silicon grains. The silicon grains are supplied by Wacker who 
creates them by crushing 15 Ohm-cm, p-type, single crystal boule fragments. These 
crystals arrive with a particle size distribution of 45-850 pm and are sieved by the OSU 
Mechanical Engineering Department into several smaller size ranges: 45-53; 53-75; 75­
90; 90-106; 106-125; 125-180; 180-145; 425-850  pm .  Only the 425-850 p.m particle 
size is used to produce the solar cells described here mainly because the larger grain size 
is easiest to process. 
The proper choice of a dielectric is pivotal in lowering processing cost and 
increasing cell performance. The dielectric isolates the metal substrate fromthe 
conductive top-layer, and provides a smooth, level surface on which to deposit the 24 
transparent conductor. It is desirable for the dielectric layer to be strong, clear, HNO3 
and HF resistant, mechanically polishable, and temperature resistant up to 550 C. 
Strength is needed in order to support the cell, especiallyfor an optimized PSSC which 
would be as thin as possible to reduce material and hence costs. Furthermore, because 
the spray pyrolysis and sputtering methods used to deposit the transparent conductor 
heat the sample, the dielectric should exhibit little contraction upon cooling otherwise the 
thin transparent conductor will crack. The dielectric used in the PSSC (polyethylene 
phthalate) possesses only some of these desirable properties.  It is clear, polishable, and 
strong, but it melts at 100 C and is not chemical resistant. 
Attempts were made to produce zinc -oxide films by sputtering and spray 
pyrolysis. Although reasonably low sheet resistance values for these films could be 
attained, both processes produce temperatures high enough to damage the polyethylene 
phthalate dielectric. In addition to being quicker, the evaporation of a thin aluminum 
layer does not harm the phthalate dielectric. 
B. PSSC Construction 
The first step in constructing a PSSC is to fuse the 425-850 pm silicon 
monocrystalline grains to the aluminum substrate to make an ohmic contact. Because 
the grains may have been strained by the comminution process, they are first annealed at 
1000 C and etched with CP4 (2HF: 15 HNO3. 5 Acetic) to remove surface damage. 
After a cleaning with acetone/methanol/deionized water, between 12 and 18 silicon 
grains (425-850 pm) are placed on the 2 mm thick aluminum substrate. A heated press 
is then used to first heat the aluminum substrate and the silicon grains to 580 C for 10 
minutes in air and then to press the silicon grains into the aluminum substrate using 
4400 N (see Fig.11). If the local pressure or the net force delivered to an individual 
silicon grain during the press is too large, it will shatter.  Two measures are taken to 
avoid this. First, the 10 minute preheat at 580 C is necessary to allow the aluminum 
substrate to soften slightly, reducing the amount of force necessary to embed the silicon 25 
grains in the aluminum substrate. Second, the plate of the press that contacts the silicon 
grains is made of a compressible carbon fiber material so that the force delivered to an 
individual silicon grain is distributed over its entire top surface. The pressing is done at 
4400 Newtons 
compressible carbon plate 
12-18 silicon grains  aluminum substrate 
Temperature = 580 C 
Fig. 11 Pressing the silicon grains into the aluminum substrate. 
580-590 C because this temperature is just above the silicon-aluminum eutectic 
temperature but significantly below the melting point of aluminum (660 C). Therefore, 
during the press, the aluminum substrate should remain solid while a small region under 
each silicon grain should melt. As the system cools, an aluminum rich regrowth region 
will occur on the underside of each silicon grain forming an ohmic contact. 
The sample now undergoes a planarization process designed to flatten the grain 
top surfaces so that the grains may be continuously covered by the thin metal film 
applied later. The planarization is achieved by mounting the sample to the flat face of a 
metal pestle and then grinding the sample on a plane 600 grit surface. Approximately 1/2 
the volume of the silicon grains is removed. The mechanical and metallurgical bond 
resulting from the pressing process is strong enough for 3/4 of the silicon grains to remain 26 
attached to the metal substrate during this planarization process. After this process, the 
sample is an array of irregularly spaced silicon grains with coplanar flat surfaces, as can 
be imagined if the dielectric and contact metal were removed from the finished PSSC of 
Fig. 12. While the planarized sample is still mounted to the metal pestle it is wet 
polished on a lapping wheel with a succession of polishing grits: 15  ,  5  1 gm . 
The planarized aluminum-silicon construction is now submersed in a CP4 silicon 
etch (2HF: 15 HNO3: 5 Acetic) and is then cleaned with an acetone/methanol/deionized 
water. The etch removes silicon at the rate of 2-5 gm /min, and the sample is etched for 
30 seconds to remove microscopic surface damage as well as residues from the polishing 
process. The chemical etch is critical to produce a silicon surface free of undesirable 
surface damage and likewise a good rectifying contact. In fact, all PSSCs created 
without a silicon etch possessed efficiencies less than 1%. After the etch, the silicon is 
exposed to air and this forms a SiO  2  layer approximately 11 A thick. 
Next the sample is subjected to a 15 min anneal at 480 C in flowing forming gas 
(10%H2: 90% N2). The anneal strengthens the silicon-aluminum alloy effecting a better 
ohmic contact. But most importantly, the anneal evaporates impurities present in the 
native oxide layer and conditions the SiO 2  layer so that it is free of pinholes or 
microcracks. After the anneal, the SiO 2  layer is very delicate and the device can be 
compromised by mechanical or thermal stresses. 
Once the sample has been annealed, the polyethylene phthalate dielectric may be 
applied. At room temperature the dielectric can be easily pulverized into small grains. 
These phthalate grains are then manually placed between the embedded silicon grains, 
and the entire sample is heated until the phthalate becomes molten and fills the area 
between the silicon grains. If thinly applied, the molten phthalate flows to wet the 
vertical surfaces of the unpolished grains but leaves the planarized top surfaces 
uncovered. It is this desirable property of the phthalate that motivated its use. 
The MIS contact is now produced by thermally evaporating a 80-100 A 
aluminum film onto the area of the sample containing the polished silicon grains. The 
vacuum pressure is  9 x 104 Torr and the film thickness is monitored in the vacuum 27 
chamber during deposition. A low deposition rate (1-10 A /sec ) is used because it has 
been found that this increases film transmittance with no appreciable loss in conductivity 
[9]. A contact pad is then created by masking off the active solar cell region and 
evaporating 1 pm of aluminum as a strip along the periphery. Figure 12 shows the 
completed PSSC. No antireflection coating is deposited. 
contact pad  MIS contact metal  silicon grains  dielectric 
(1 p.m of aluminum)  (100 angtroms of aluminum)  (p-type)  (1 mm thick phthalate) 
Fig. 12 A finished particulate silicon solar cell. 
For every PSSC created, a witness solar cell is concurrently produced on a 8 SI 
cm, p-type silicon wafer (Fig. 13). First, the wafer is etched if necessary and then 
cleaned. A back ohmic contact is formed by evaporating a 1 pm thick layer of 
100 A thick aluminum dots 
p-type silicon 
1 µm evaporated aluminum 
Fig. 13 Wafer witness cell. 28 
aluminum onto the entire wafer back and then performing an anneal as described earlier. 
Next, a 80-100 A thick, 3 mm diameter aluminum dot pattern is evaporated on the 
polished wafer face to form the MIS contact. The processes of annealing, chemical 
etching, cleaning, and evaporating the MIS contact metal are identical for a given PSSC 
and the accompanying witness wafer so that meaningful comparisons may be made. 29 
IV. Experimental Results 
A. /4/ measurement: Efficiency, Fill Factor, Ideality Factor, Series and Shunt Resistance 
The present development of the PSSC is at the sample level as opposed to the 
process level, which is to say that considerable variation exists among cells that are 
produced by the same processing steps. For this reason only basic characterization 
techniques such as I-V and C-V measurements have been employed. 
The fill factor, efficiency, and ideality factor may all be attained from the I-V 
characteristic. The illuminated I-V characteristic is obtained for the PSSC and the wafer 
witness cell by shining a tungsten filament lamp on the cell from 14 inches and measuring 
the /-V response. The tungsten lamp emits like a black body source with a peak intensity 
at 720 nm and therefore does not adequately simulate AM1 (100 mW/cm2) conditions 
under which solar cells are traditionally characterized. A calibrated solar cell may be 
used to calibrate the tungsten lamp since the short circuit current, ISM, for a silicon solar 
cell is linear with light intensity, Pin .  Therefore, a commercial p-n junction 2 x 4 cm 
silicon solar cell was purchased and sent to the National Renewable Energy Laboratory 
(NREL) to be calibrated at AM1. The NREL results are shown in Fig. 14. Notice that 
the spectral response in Fig. 14b is very similar to the calculated spectral response in Fig. 
8 for a p-n junction solar cell with a large surface recombination velocity. A comparison 
of I. for the calibrated cell under 100 mW/cm2 (P :m1) illumination and under the 
tungsten lamp intensity (Pirgsten ) gives, 
iscAMI  i:INgsten 
pmAM1  p:esten  Pte"" = Pf41 Is;  = 33 mW/cm2 = 1/3 x AM1.  (21) 
Figure 15 shows the dark and illuminated I-V characteristics for a PSSC and a 
wafer witness solar cell under the tungsten lamp intensity. The fill factor measures the 30 
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Fig. 14 NREL characterization of a 2 x 4 cm p-n junction solar cell with an 
antireflection coating. (a) current-voltage characteristic under illumination (100
mW/cm2). Fill factor = .749, efficiency = 12.4%, V. = .5729 V, and I,  = .2300 A. (b) 
Quantum efficiency. 
"squareness" of I-V curve and is given by the ratio of the two rectangle areas V. x /m and 
x , 
Im -V' FF  (22) 
where V. and I  are the voltage and current at the maximum power point, and 'Sc and 
Voc are the short circuit current and the open circuit voltage. These quantities are 
illustrated more explicitly in Fig. 16 which gives a magnified 4th quadrant view of the 
illuminated I-V characteristic in Fig. 15.  The I  ,  V. values, and hence the fill factor, 
are obtained by selecting the point on the illuminated /47 curve which gave the largest I x 
V product. The fill factor values for the PSSC, wafer cell, and the calibrated p-n junction 31 
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Fig. 15 Dark and illuminated measured current-voltage characteristics. (a) particulate 
silicon solar cell. (b) wafer witness solar cell 32 
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Fig. 16 Magnified view of the illuminated current-voltage characteristics given in Fig. 
15. (a) particulate silicon solar cell (see Fig. 15a); fill factor = .58, eff= 3.8%. (b) 
winters wafer solar cell (see Fig. 15b); fill factor = .67, eff = 8.6%. 33 
cell are .58, .67, and .749, respectively. In general, the wafer witness cells give fill
 
factor values about 10% higher than similarly processed PSSCs.
 
The efficiency is given by,
 
V m  m  Voc  sc -FF 
(23) Pth A  Pin A 
where P. is the light intensity incident on the cell, and A is the total area of the cell. It 
should be mentioned that this research madeno attempt to increase the packing density 
of silicon grains. It is conceivable that the ratio of the total planarized silicon grain area 
divided by the total cell area could be made greater than 0.7 with little additional effort. 
Therefore, the total cell area, A, for the PSSC is taken to be only the the silicon grain 
area in the efficiency calculation. The I-V characteristics in Fig. 16 yield eff = 8.6% for 
the wafer witness cell and eff = 3.8% for the PSSC. Typical wafer cell efficiencies are 
around 7% whereas typical PSSC efficiencies are about 4%. The highest PSSC cell 
efficiency is 6% and the calibrated p-n junction cell yields 12%. Note that while the light 
generated current shown in Fig. 16 is less for the wafer witness cell, so is A, resulting in 
a higher efficiency for the wafer cell. 
The ideality factor is given by, 
q dV  q dV  n =  (24) kT 4110= 2.3kT ci(log(.0) 
Because the plot of log (I) vs V for a real diode is not linear, n is a function of applied 
voltage. n usually varies between 1 and 2. From Fig. 17 it is found that the wafer 
witness cell gives n = 1.8 at .4 volts, and the PSSC cell gives n = 2.1 at .35 volts. 
The efficiency and fill factor for a solar cell depend strongly on the series 
resistance, R because a series resistance lowers the short circuit current and the 
maximum power delivered by the solar cell. It is desirable for a solar cell operating at 
one sun to possess Rs IA < 1 Ohm /cm2, where A is the device area. The physical origins 34 
0.5 
volts 
0 
0. 
-0.5 
log(mA) -1 
15  0.25  0.35 
, --­
0.45  0.55  O.  5 
-1.5 
-
-2 
-2.5 
(a) 
0 
-0.4 
-0.6 
log(mA) 
-0.8 
35 
/ 
It/ 
0.45 
// 
// 
/ 
, 
., 
volts 
0.55  1  .,....  0­ 5 
(b) 
Fig. 17 Ideality factor. Determined from the dark current-voltage characteristics of Fig. 
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the ideality factor, n. (a) the particulate silicon solar cell; n = 2.1. (b) wafer witness 
solar cell; n = 1.8. 35 
of Rs for a metal-semiconductor type solar cell include: 1) the resistance of the top metal 
contact pad, 2) the contact resistance and the spreading resistance of the back 
metallization (ohmic contact), 3) the bulk resistance of the semiconductor, and 4) the 
lateral resistance of the thin metal Schottky contact. 
Although most methods used to extract Rs are difficult to execute and the results 
difficult to interpret, two straightforward methods exist. In the first, an approximate 
value of R. may be found by examining the high voltage regime of the dark current-
voltage characteristics. The series resistance dominates in this regime and the current-
voltage characteristic yields a straight line of slope 1/R$ as shown in Fig. 18. The 
current-voltage curve indicates Rs IA = 50 f2 /.04 cm2 = 2000 CV cm2 for the PSSC and 
R$ IA = 45 Q al cm2 = 5000 Di cm2 for the wafer cell. These series resistance values 
are very large for solar cell purposes, and it is still not clear how PSSCs and wafer 
witness cells can possess such high Rs values but still operate with efficiencies greater 
than 5%. PSSCs which obtained efficiencies greater than 5% usually exhibited Rs IA < 
500 CV cm2 derived according to the method shown in Fig. 18. The calibrated 2 x 4 cm 
p-n junction cell gives R5 = 1 S2 demonstrating that a high efficiency solar cell will have a 
low Rs. 
The action of illuminating a solar cell may change Rs from its dark value, and 
therefore, it is best to extract Rs from data pertaining to the actual operating conditions 
of the solar cell. The second method for determining Rs is graphical and consists of 
plotting the illuminated I-V characteristics for multiple light intensities. A small fixed 
current increment, Al, is chosen for each illuminated characteristic and the current is 
located that is X above he , or I= Ise+ AI. As Fig. 19 illustrates, the resulting locus of 
these points forms a straight line with slope 1/Rs. This method is free from limiting 
approximations, does not rely on the knowledge of other parameters such as J, n, or Rp 
(the shunt or parallel resistance), and in general is considered to give good results. 
Figure 19 show that R$ = 311 0 for the PSSC cell and Rs = 290 n for the wafer cell. 
Again it should be stressed that R$ is the quantity that is clearly limiting higher fill factor 
and efficiency values for the PSSC and wafer cells. 36 
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Fig. 18 First order representation of a series and parallel resistance. (a) particulate 
silicon solar cell (area = 4 mm2 ); RS  50 S2 ,  Rp> 5000 SI (b) wafer witness solar cell 
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Fig. 19 Determination of Rs using the illuminated I-V characteristics. (a) wafer solar 
cell (area 1 mm2 ); R$ = 290 S2. (b) particulate silicon solar cell (area = 4 mm2); Rs = 
31152
 38 
During the research little care was taken to control the thickness of the oxide 
layer but it is likely that the natural oxide layer present in these devices is in the range 11­
16 A .  Other investigators have experimental results for the variation of the fill factor, 
open circuit voltage, short-circuit current, and efficiency versus oxide thickness (Fig. 20) 
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Fig. 20 Experimental characteristics of the Al/Si02/p-Si (minority carrier) structure. (a) 
K., J., and fill factor versus oxide thickness. (b) Conversion efficiency calculated from 
the characteristics of (a). (from Ng and Card [12]) 39 
for a similar Al/Si02/p-Si MIS configuration. The expressions presented earlier for V. 
and J. for the p-type silicon minority carrier MIS are independent of the oxide thickness 
because they are valid only when the oxide thickness does not hinder minority carrier 
tunneling. Figure 20a clearly shows that V. is constant for all oxide thickness, and J. is 
constant until 16 A and decreases quickly thereafter. Above 16 A , minority carrier 
tunneling through the oxide layer becomes important and the expression for J. must 
contain an additional tunneling term (see Appendix). Fig. 20b indicates that the optimum 
SiO2 thickness is around 11 A because the efficiency falls off rapidly above this thickness. 
B. C-V measurement: Doping Concentration 
For a minority carrier MIS operating in the semiconductor limited regime the 
minority carrier Fermi level and the semiconductor energy bands are fixed in relation to 
Efin [10]. As a result, the charge stored in the inversion region at the semiconductor-
insulator interface undergoes only small changes with bias so that a change in applied 
reverse bias is accommodated primarily by a change in the depletion layer width. 
Assuming that the free carrier density in the depletion region is small compared to the 
acceptor concentration (depletion approximation), Fig. 21 shows the change in the 
depletion layer space charge, electric field, and electrostatic potential as a reverse bias is 
applied. 
By starting with Poissons equation, 
d2  _q
dr2  NA  (25) 
and integrating twice as indicated in Fig. 21, 
w2 
V 
AT
Wao  A (Wdo  (26)
2 40 
a simple expression for the capacitance-voltage characteristic can be attained, 
W=I1d2 2 cria  d  (27)
°  Tr:  ° 
dQ  dW C =  = qAN A  (28) dV  dV 
-% C [ 2  2 I \  =  (7  V )1  kr7  Va ) .  (29)
eqNA  c  a  qeA2 NA 
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Fig. 21 The assumed space charge density p, the resulting electric field magnitude
 
El, and the electrostatic potential yi as a function of distance into the semiconductor.  v
 
is obtained by integrating IEI, and IEI is obtained by integrating p. (from Green et al.
 
[10]).
 41 
NA In Eqns. (25)-(29), do is the zero bias depletion region width, V, = qdo
2 
,  NA is the 
26 
impurity density, and A is the diode area. 
The C-V measurement is made by superimposing a 10-20 mV 1MHz ac signal 
onto a dc bias. The ac voltage signal, dV, causes a small change in the depletion region 
width, dPV, and therefore a small change in the amount of uncompensated charge, dQ 
[15]. For a metal-semiconductor contact, the depletion region width lies almost entirely 
within the semiconductor. The capacitance as given by Eqn. (29) is measured for 
different dc bias voltages V.  .  According to Eqn. (29), a plot of 1/C 2 V.S. Va will yield 
V, from the voltage axis intercept and NA from the slope. If NA is indeed constant 
throughout the depletion region, then 1/C 2 V.S. V. will be linear. Knowledge of the 
doping concentration value, NA , is equivalent to knowing the resistivity of the 
semiconductor in the metal-semiconductor contact. This is especially important for this 
research because the resistivity value of the semiconductor material supplied by Wacker 
was not directly specified. 
An experimental plot of 1/C 2 V.S. Va for the 3.8 % efficient PSSC is given in 
Fig. 22. Figure 22 shows that the 1/C 2 V.S. Va slope is nearly constant and this partially 
1/C2 (1 /nF2) 
3.5 
3 
2.5 
2 
1.5 
1 
0.5  Va 
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0  0.5  1.5  2.5 1  2  3 
Fig. 22 Measured capacitance-voltage characteristic for the 3.8% efficient PSSC. The 
slope yields NA = 1.3x1015 /cm3. (For I-V characteristics see Fig. 15) 42 
justifies the depletion approximation assumption. The 1/C 2 capacitance expression in 
Eqn. (29) depends critically on an accurate determination of the diode area, A, because 
this expression contains the square of the diode area. Because a simple determination of 
the planarized silicon grain area for the PSSC has proven difficult, the NA value for the 
PSSC as determined from the C-V measurement should be considered approximate. 
However, the experimental result, NA = 1.3 x1015 /CM3, is equivalent to a silicon 
resistivity of 6 0 cm and this value agrees reasonably well with a resistivity value of 
15 0 cm found independently from a four point probe resistivity measurement. The 
resistivity measurement was made on a bulk piece of single crystal silicon that came from 
the ingot used to produce the silicon grains. 
C. Degradation 
In general, the presence of the thin insulator layer present in MIS solar cells has 
caused their long-term stability to be questioned by many investigators. Indeed, both the 
PSSC and wafer cells of this research suffer from sudden degradation, and the scant 
amount of life-testing results from other investigators for the All SiO 2 /p-Si structure are 
mixed. Figure 23 shows an example of the dark current-voltage characteristic that 
commonly develops after a PSSC or a wafer cell has undergone substantial mechanical 
and thermal stresses during testing. This current-voltage degradation occurs suddenly on 
the curve tracer screen, and it usually happens about 2-3 days after the cells have been 
fabricated. The upper curve of Fig. 23 passes through the positive current axis at zero 
voltage, and this suggests that a capacitive effect is present in the cell. As the cell is 
illuminated from the dark situation of Fig. 23, the lower curve in Fig. 23 will lose its 
rectangular character and the hysteresis will become more pronounced. 
The degradation has been witnessed by other investigators and has been 
attributed to microcracks which develop in the  151 SiO  2  layer [9]. Although the true 
failure mechanism is not understood, it is possible that these microcracks could allow 
intimate contact between the 100 1 aluminum layer and the semiconductor leading to 43 
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Fig. 23 A representative example of the degraded dark current-voltage characteristic 
that occurs for the PSSC and the wafer witness a few days after fabrication. 
hysteresis and poor photoresponse [9]. Lien and Charlson have observed that a similar 
MIS solar cell also yields "leaky" /-V characteristics if the SiO2  layer is not made 
continuous by annealing. Other possible failure modes exist. Because aluminum 
reduces SiO 2, the interfacial layer may be compromised and this may allow a shunting 
current to flow that is composed of majority carriers [16]. It may also be that the thin 
aluminum layer is oxidizes in an atmospheric ambient or that the SiO 2  interfacial layer 
continues to grow by the diffusion of oxygen through the thin top metal layer. These last 
two modes could be circumvented by encapsulating the cell. Because the degradation in 
PSSC and wafer witness appears suddenly, it is most likely due to either a fault in the 
insulator layer or a shunting current resulting from a conductive path between the top 
metal layer and the metal substrate. 44 
V. Proposed Modifications to the Particulate Silicon Solar Cell 
A. Dielectric Improvement 
There are several possible modifications to the current PS SC design that would 
lower the processing time and cost while increasing the cell performance. These 
modifications were not tested due to time constraints or technological limitations. The 
most important modification is the replacement of the present dielectric material, 
Crystalbond 509 (polyethylene phthalate), with a more suitable dielectric. Recall that the 
silicon grains are planarized and polished while embedded in the metal substrate, that is, 
before the phthalate is introduced. After the polishing, the phthalate (as a fine granular 
solid) is then meticulously added by hand between the silicon grains and melted at 100 C. 
Additional solid phthalate is added until the phthalate melt level is close to the top of the 
planarized silicon grains. Inspection of the grains under a microscope after the phthalate 
application indicates that the phthalate outgasses during melting because in some cases a 
residue is evident on the polished surface of the silicon grains. 
A better overall approach would be to apply quickly a thick layer of molten 
dielectric material between and on top of the silicon grains before the planarization and 
polishing process. This allows the dielectric and silicon grains to be planarized together, 
thereby creating a more planar cell surface with less effort. Also, if a dielectric is present 
during the planarization and polishing processes the silicon grains will be further 
stabilized; approximately 1/4 of the silicon grains pull away from the metal substrate 
during planarization if no dielectric is present. 
Currently, the phthalate cannot be added before planarization because its 
presence is incompatible with the processing steps which follow the 
planarization/polishing. For example, polyethylene phthalate cannot withstand a silicon 
etch well (HNO3 / HF / Acetic), and it is soluble in acetone and methanol. This 
incompatibility precludes the acetone/methanol/deionized water cleaning and the silicon 
etch which are necessary after the PSSC has been polished but before the top metal 
contact is deposited. Another problem is that polyethylene phthalate melts at a low 45 
temperature (-100 C) and this precludes the use of high temperature processing 
(-500 C), for instance, that necessary to apply indium-tin-oxide or zinc oxide by spray 
pyrolysis. Although phthalate does have the desirable qualities of being clear, filling 
voids when melted, and polishing well, an ideal dielectric material must also resist 
chemical etchants and organic solvents and allow processing at elevated temperatures. 
B. Zinc-Oxide Transparent Conductor with a Nonplanar Approach 
According to the original patent design zinc oxide is to be used in the form ofa 
transparent conductor as the top-contact "metal". Kobayashi et. al. have shown that the 
MIS structure formed between zinc-oxide andp or n type silicon is adequate to produce 
solar cells of at least 8% [14]. Also, theoretical calculations have shown that for a 
silicon based MIS, the maximum obtainable AM1 efficiency is 21% if either aluminum or 
zinc-oxide is used as the top contact metal [17]. There are several advantages to using a 
zinc -oxide film instead of a thin metal film. First, the high band gap ( 3 eV) of zinc-
oxide results in a film that can be made 85-90% transparent for wavelengths in the range 
400-850 nm [18],[19]. Second, the index of refraction for zinc-oxide is 2.0, and this 
allows a specific thickness of the material to serve as an antireflection coating [20]. For 
these reasons a zinc-oxide film should exhibit better spectral response. And lastly, 
because the zinc-oxide will be made at least 500 A thick, it should provide the 
nonplanarized PSSC with increased film continuity and a longer lifetime. High quality, 
low cost films of zinc oxide may be quickly and cheaply produced by spray pyrolysis 
[21], [18]. 
Preferably, the planarization/polishing step should be omitted because it is time 
consuming, problematic, and limits the light absorbing capacity ofa silicon grain by 
lowering its surface area. The current development of the PSSC requires planarization 
because thin metal films (< 200 A) do not continuously cover surfaces that have any 
jagged topography. Figure 24 shows an unplanarized, unpolished PSSC that has a thin 
dielectric layer. This configuration maximizes the exposed surface area of the silicon 46 
thin dielectric  unplanarized silicon grains 
metal substrate 
Fig. 24 The unplanarized PSSC with a thin dielectric layer. The silicon grains have 
been chemically etched before application of the thin dielectric. 
grains. Due to shadowing, the structure of Fig. 24 can not be continuously covered by a 
thin film metallization technique although it is quite possible with a thick zinc oxide layer 
(> 3000 A) deposited by spray pyrolysis. Because zinc-oxide is applied as a liquid in 
this process, by rotating the substrate of Fig. 24 during spraying, the spray mist should 
move sufficiently to bridge all of the crevices. 
The structure of Fig. 24 is similar to a "textured" solar cell construction, 
illustrated in Fig. 25, which has pyramidal surfaces created by anisotropical etching of 
the <100> silicon surface to reveal the <111> planes. Figure 25a shows that light 
incident on a given pyramid will reflect to a neighboring pyramid thereby reducing 
reflection losses. For bare silicon, the surface reflectivity is lowered from 35% for flat 
surfaces, as in the planarized PS SC, to 20% for a textured surface [8]. And with an 
antireflection coating, a textured cell can reduce reflection to just a few percent, as Fig. 
25b demonstrates. The textured cell also encourages light to penetrate the 
semiconductor along paths that are not perpendicular to the junction interface. This 
causes photogeneration to occur nearer the depletion region, resulting in a larger 
quantum efficiency. Textured cells can easily produce total conversion efficiencies of 
over 15% [8]. Although the PSSC of Fig. 24 is not a well defined array of pyramids, the 
effects mentioned above should extend to this structure although to a lesser degree. 47 
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Fig. 25 A textured solar cell. (a) pyramidal array lowers surface reflection by effectively 
increasing the active silicon area. (b) reflection loss v.s wavelength for a flat surface and 
a textured solar cell. (from Sze [8]) 
C. Semiconductor Resistivity 
The optimal semiconductor resistivity for a solar cell is most easily found from 
experiment. In general, a low resistivity yields large open circuit voltages while a high 
resistivity preserves the high lifetimes necessary for a large short circuit current. Table 1 
shows experimental evidence from several investigators of the Al/Si02/p-Si MIS solar 
cell which suggests that Voc may be maximized by using a semiconductor with a 
resistivity of 1 0-cm or less. The expression for Voc presented earlier in Eqn. (20), 48 
resistivity  Voc 
reference 
(1)-cm)  (mV)
 
50-150  322
 
5-10  378
 
[10] 
1.6-2.4  424
 
.7-1.3  448
 
10  540
 
1  609
 
[22] 
.5  627
 
.1  651
 
10  550
 
[23] 
1  600
 
Table 1 Open circuit voltage compared to substrate resistivity. Values are for the 
Al/Si02/p-Si MIS structure. 
kT (LnJ.
V  .:.=.  ln 
cc  q  qDnnpo' 
predicts that Voc will increase with decreasing resistivity of the p-type substrate. This is 
because npo falls as the acceptor doping concentration increases,  or equivalently, as the 
resistivity of the semiconductor decreases. Even though Voc depends on npo through the 
slowly varying natural log, the experimentally observed dependence on resistivity shown 
in Table 1 is quite strong. 
As stated earlier, the total series resistance for a solar cell should be kept less 
than 1 0 for each square centimeter of device area. To attain a rough estimate of the 
resistance due to the semiconductor in an MIS contact, the simple formula, R= p L, IA, 
may be used. For a 3 mm diameter dot of 15 0-cm and of 1 0-cm wafer material this 49 
formula gives, 10.6 f2 and 1.06 C2, respectively. This calculation and the preceding 
experimental results indicate that the 15 n-cm silicon resistivity currently used in the 
PSSC is too high. The wafer witness cells use 8 S2-cm p-Si and this may partially 
account for their higher efficiency. 50 
VI. Conclusions 
Efficiencies of 4-6% obtained from the PSSC are encouraging when compared to 
the wafer witness efficiencies of 8-10%. By optimizing the oxide thickness, 
semiconductor resistivity, and chemical etching procedures, both the wafer witness solar 
cell and the PSSC could be improved. In addition, the 3-dimensional character of an 
unplanarized PSSC will maximize the active silicon grain area, and therefore, the 
unplanarized PSSC may produce a better photoresponse than the planarized PSSC. 
Clearly though, the most immediate improvement will come by lowering the series 
resistance. 
The PSSC created in this research lends itself to large scale fabrication 
techniques, primarily because it could be made quickly in one "flow through" process. 
Unfortunately, the resistivity window for the p-type silicon is relatively small, and it is 
still uncertain how other grain sizes will perform. There may be only a small amount of 
waste silicon of the proper resistivity and grain size available, and it may require 
substantial expense to extract these specific grains. 51 
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APPENDIX
 54 
Derivation of the Current-Voltage Characteristics 
for the Minority Carrier MIS Solar Cell. (from [12]) 
Nomenclature: 
A,  Diffusion coefficient for electrons. 
Energy of the semiconductor valence band. 
EFp  Quasi Fermi energy for holes. 
EFm  Fermi energy of the metal. 
k  Boltzmann's constant. 
Lp  Diffusion length for holes. 
Intrinsic carrier concentration. 
Effective density of states in the semiconductor conduction band. 
N d  Semiconductor donor concentration. 
p(0)  Hole concentration at the semiconductor surface. 
po  Hole concentration in the neutral region of the n-type semiconductor in 
equilibrium. 
W  Depletion width. 
a  Absorption coefficient. 
y  Effective tunneling barrier for holes. 
es, sj  Static permittivity of the semiconductor, insulator. 
Oh  Defined in figure below. 
Pp  Hole mobility. 
rys  Semiconductor surface potential. 
The following derivation is for an n-type semiconductor substrate although it 
extends to p-type by simply changing the appropriate parameters. From the figure below 
it is clear that the MIS solar cell is forward biased under illumination and that the 
minority carrier quasi Fermi level at the semiconductor surface, EFp(0), doesnot align 
exactly with the metal Fermi level due to difficulty in tunneling through the oxide. 55 
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Energy band diagram for an illuminated MIS solar cell. (from Ng and Card [12]) 
The basic strategy to find the illuminated minority carrier current is to first find 
the portion of the current due to drift and diffusion and then use the tunneling current as 
an additional condition to reach an explicit expression. So, assuming that the 
recombination current is negligible, the drift component of the minority-carrier current is 
given by, 
Jp = pccp 
dEFp 
(Al) 9 
Substituting the equation, 
p = Ncexp( EFP  Ev  (A2) kT 
for p in Eqn. (Al) and the equation, 56 
a N E = -Oh +  2  2Wx)
2Es 
d  (A3) 
for E, in Eqn. (A2), and integrating from x = 0 to x= W gives, 
EFp  EFp (11  exp(-- qV / kT) 171-6,Nd (erfll_sq exp(  exp(  = Jp  (A4) kT kT  kT n2  2q2kT 
For the case of interest, qyA<<kT and the error function reduces to unity giving, 
EFp(V))_  qV 
exp  exp  MkT , - (A5) kT  kT 
where 
1  iIrce Nd
M =  (A6)
n,2,up  2q 2 kT 
If most of the incident photon flux, /0, is absorbed in the neutral region then the general 
solution for the continuity equation is, 
x'  /0
Op = Gexp(  +Hexp( ax').  (A7)
L  ( 1-11 a 2 L2 )exP(-­
In Eqn. (A7) the new coordinate x' is used where x'=0 at the depletion region edge (see 
Fig. Al), and the boundary conditions are taken to be, 
x' = 00  Op = 0  (A8) 57 
(  EFP (w)
x' = 0  AP = pno[exp  exp(- 5/17)1  .  (A9) kT  kT
By substituting EFp(W) from Eqn. (AS) into the boundary condition of Eqn. (A9), Eqn. 
(A7) becomes, 
E  (0)  qV  exp(_ x' exp  p °P= LT,L'p+PnoexP  kT kT  J  1c7'  Mj  Lp 
(Al 0) I  exp(
(1- 1 /a2LP) 
If Eqn. (A10) is used in the expression for the diffusion component of the hole current
 
density,
 
J = qDp 
dAp 
(All) 
x' =0 
the hole current density becomes, 
oD J (1+  = 
L
 
q10(1 1 )+qPn° DP [exp( EFP (o)) exp(E-j 1]  (Al2)
czLp  kT  kT 
qMPnOD  1 For practical devices, the values for  P and  are much less than one. 
Lp  aLp 
Ignoring these terms gives, 58 
.I = -qF0 + 11)sn° DP  [exp( EFP (o))  exp(3--V--) -11  (A13) Li,  kT  kT 
where the total incident photon flux, f/0(2)ciA., is called Fo. This equation expresses 
that the minority carrier current is the maximum photocurrent minus a current that may 
be considered as a back-diffusion current resulting from the high hole concentration at 
the semiconductor surface. 
Now, an expression derived by Card and Rhoderick [24] for the hole tunneling 
current may be used to find EFp(0) in Eqn. (A13). The expression is given by, 
q(kT)2  11 .1  =471:m.* exp( xrd)p(0) [exp(EFp (0)) 
h311,,  kT )  i 
(IV  EF  =Oexp(-1ci-: ) [1- exp(  P  ,  (A14) kT 
wherep(0) is the hole concentration at the semiconductor surface, xx is the effective 
tunneling barrier for holes,  Vi is the voltage across the oxide layer, and 
47rm  q(kT)2 0 =  th  exp(- q0: j exp(-- zr d) . h3  kT  (A15) T 
The total illuminated hole current, Jp, may now be determined by solving Eqn. (A14) for 
EFp(0), 
4
eXP1 EFP(1:) 1=1 kT )  (A16) ql7.)'
Oexp(J­
kT 
and inserting this into Eqn. (A13) to give, 59 
q10 +V11°DP[eXpi El-11
LP  kr J p- (A17) 
1+V n013sP exprs)
QLp  kT 
where V$ is the voltage across the semiconductor (V=Vs+Vi). For reverse bias and 
moderate forward biases, which are the biases of interest in solar cell operation, the 
minority carrier MIS tunnel diode is limited by current transport through the 
semiconductor (diffusion limited) [10]. Assuming that space-charge recombination is 
negligible and that the oxide layer thickness, d, is small enough that tunneling doesnot 
limit the dark current, then Eqn. (A17) yields a simplified dark current, 
=qppPnol- expr 17) _11 J  (A18)
Lp  L L kr ) 
The open circuit voltage may be found by setting Jaark = Js. , 
kT  r L J. 
V  lnqp,pno  (A19) 
For the p-type minority carrier case the diffusion limited Card and Ng have also 
developed additional theory which incorporates the interfaces states. 